Login
     
   
Contact: Sales - West Coast: +1 (775) 827 3103
Sales - East Coast: +1 (514) 684 0130
sales@sundancedsp.com
 
Technical: +1 (603) 226 1977
support@sundancedsp.com
 
 
PMC/XMC Modules
Hardware Modules
ADC/DAC Modules
Carriers
IO Modules
Imaging Solutions
Development Tools
FPGA IP Cores
Libraries
Application Blocks
Systems
PCs and Enclosures
Educational Offers
Cables
Distributors
Documentation
App Notes
Clients list
Glossary
Links
Jobs
Site map
Email this Page to a friend
NewsLetter Signup

 

Glossary of Terms


 
A.  B.  C.  D.  E.  F.  G.  H.  I.  J.  K.  L.  M.  N.  O.  P.  Q.  R.  S.  T.  U.  V.  W.  X.  Y.  Z.

A.
 
B.
 
C.
'C4x
High power DSP made by Texas Instruments.
'C6x
An even higher power DSP made by Texas Instruments.
Cable(s)
An encased group of insulated wires for transmitting electricity etc.
Communication ports (TMS320Cxx) or Comm-port
Communications Ports: the 8-bit data parallel inter-processor ports of the ‘C4x processor
Conversion Speed or Rate
The number of conversions per second to a specified resolution or accuracy.
 
D.
DAT
Digital Audio Tape
DDC
Digital Down Converter.
DCT
Discrete Co-sine Transform: used to transform discrete data from the domain of time or space to the frequency domain, without analyzing the phase of the signal
DMA
Direct Memory Access: a type of data transfer which does not require the intervention of the main processor
DMA Coprocessor (TMS320C4x)
Coprocessor used to control DMA transfers.
DNL
Differential Non-Linearity. DNL is a measure of the deviation from ideal between any two adjacent codes. An ideal converter has the code exactly the same size, and a DNL of 0 (zero).
DRAM
Dynamic Random Access Memory: a cheap and compact form of RAM which needs to be periodically refreshed in order to retain its contents
DSP
Digital Signal Processor.
 
E.
EDRAM
Enhanced Dynamic Random Access Memory.
EEPROM
Electrically Eraseable Programmable Read Only Memory
ENOB
Effective Number of Bits. The ENOB is a means of evaluating the performance of A / D converters.
EPROM
Eraseable Programmable Read Only Memory: ROM which can be erased using ultra-violet light and reprogrammed
 
F.
FCT
Fast Co-sine Transform
FIR
Finite Impulse Response filter: an unconditionally stable filter
FFT
Fast Fourier Transform: a computationally efficient algorithm for implementing the Discrete Fourier Transform which is used to transform discrete data from the domain of time or space to the frequency domain
FLASH ADCs
High speed ADCs, typically used in video applications
FLASH ROM
Fast Electrically Erasable ROM
FPDP
Front Panel Data Port: a standard digital interface used for the rapid transfer of data between I/O boards and DSP boards
FPGA
Field Programmable Gate Array: a general purpose chip which can be programmed to carry out a specific hardware function
 
G.
Gain Error / Full Scale Error
The difference between the ideal and actual output when a converter input is at full scale.
 
H.
 
I.
I2C
Industry standard serial communications interface
IDC
Insulation Displacement Connector
ID-ROM
Identity Read Only Memory. A small EEPROM used to store configurational data.
IIR
Infinite Impulse Response filter: A filter which utilises feeback to provide very sharp transitions from the pass-band to the stop-band; can be unstable
INL
Integral Non-Linearity. Error measurement used to describe the absolute accuracy of a converter.
ISA
Industry Standard Architecture
 
J.
JTAG
Joint Test Action Group. A serial scan test bus, which can be used for testing and exercising the processor.
 
K.
 
L.
LUT
Look Up Table
LSB
Least Significant Bit. The right-most bit in a data converter code.
 
M.
MIPS
Million Instructions Per Second
MSB
Most Significant Bit. The left-most bit in a data converter table.
MSPS
Mega Samples Per Second
MFLOPS
Million Floating Points Operations per Second
MHz
Mega Hertz (Million cycles per second)
MOPS
Million Operations Per Second
 
N.
NTSC
Color TV standard (60Hz, 525 lines) developed in the US
 
O.
OEM
Original Equipment Manufacturer
Offset
The difference between the ideal and the actual output when the converter input is zero.
 
P.
PAL
Phase Alternate Lines: colour TV standard (50Hz, 625 lines) used in most European countries and widely throughout the world
PC-Card
Formerly known as PCMCIA cards
PCI Bus
Peripheral Component Interconnect Local Bus. A high speed avenue for transferring data between the CPU and peripherals.
PMC
PCI Mezzanine Card: an industry standard PCI based subsystem in which mezzanine cards are connected to a carrier board by means of a local PCI bus
PROM
Programmable ROM: ROM which is supplied blank and is once programmable
 
Q.
 
R.
RAMDAC
Random Access Memory Digital Analogue Converter
Resolution
In the realm of A / D conversion this refers the Number of bits representing an analogue signal, generally ranging form 6 - 24. The higher the number of bits, the higher the resolution and generally the greater accuracy.
RISC
Reduced Instruction Set Computer
RS-170
US monochrome TV standard (60Hz, 525 lines)
RTOS
Real-Time Operating System
 
S.
SBSRAM
Synchronous Burst Static RAM: SRAM which contains its own clock to provide high bandwidth memory accesses
SCSI
Small Computer Systems Interface
SDRAM
Synchronous Dynamic RAM: DRAM which contains its own clock to provide high bandwidth memory accesses
SFDR
Spurious Free Dynamic Range. Refers to the range between the highest level of the fundamental frequency and the highest level of any spurious signal.
Sigma-Delta ADCs
ADCs which employ oversampling to achieve a high signal to noise ratio
SRAM
Static Random Access Memory: the conventional form of RAM
SDB
The Sundance Digital Bus (SDB) is the new communication link developed by Sundance to transfer data between TIMs. It is a 16-bit parallel data link that allows transfer at up to 200Mbytes/s using a ground interlaced signal cable
Technical Specification (285 Kb)
SHB
The Sundance High-speed Bus (SHB) is the second generation of the Sundance Digital Bus (SDB) and offers a 60-way COAX-cable connection (http://www.precisionint.com/tdibrsb/content/howtouse.asp) between each Module; The SHB can be used as a custom-design 60-way I/O port from the FPGA or can be configured as 2x 16-bit SDB ports, 1x 8-bit & 1x 32-bit or 5x 8-bit ports. The maximum speed for the SHB is rated up to 200MHz using Virtex-2 FPGAs fitted on the Module sites.
Technical Specification (285 Kb)
SDL
The Sundance Datapipe Link (SDL) is a 8-bit parallel data link that allows transfer at 50Mbytes/s between FPGAs using the standard comm-port link
 
T.
THD
Total Harmonic Distortion. the ratio of the fundamental frequency to it's harmonic.
TIM-40
Short for Texas Instruments Module, a form-factor devised by TI for the TMS320C4x processor.
TRAM
Short for TRAnsputer Module, a form-factor devised by Inmos for the transputer.
Transputer
A high-performance RISC processor, with memory and communication channels.
TTL I/O
Transistor Transistor Logic Input/Output
 
U.
 
V.
VME
Versa Module Eurocard: industry standard 32-bit data bus offering theoretical transfer rates up to 40Mbytes/s. VME64 is a 64-bit version achieved by multiplexing the VMEbus’ 32 data lines and 32 address lines and offering theoretical transfer rates up to 80Mbytes/s
VRAM
Video Random Access Memory.
VXI
VMEbus Extensions for Instrumentation
 
W.
 
X.
XDS510
TI in-system emulator controller card
 
Y.
 
Z.
ZBT SRAM
ZBT SRAM is synchronous fast static RAM designed to eliminate dead bus cycles during back-to-back read/write and back-to-back write/read cycles by providing 100% bus utilization.
     
Partners
Sundance is a proud member of the T.I.’s Third Party Network program, PXI Systems Alliance, Xilinx Xperts, Mathworks Connections Partner and Linear Technology Partners.