If you have worked with the Microchip PolarFire SoC architecture, specifically on customized hardware modules like the SundanceDSP SE301 / SOM1-SoC or PolarBerry, you quickly realize that traditional embedded boot mechanics do not apply here. Unlike an ARM chip that...
Unbricking & Reflashing U-Boot and Linux on the SundanceDSP PolarFire SoC (SOM1-SoC and PolarBerry)
read more
Beyond the Bezel: Solving the FMC Breakout Problem Without Sacrificing Signal Integrity
FMC-GPIO module: the split-architecture design ships as an FMC module, a matching auxiliary card, and two flex cables. Full product page and STEP files. The Hook: Why Your FMC Breakout Board Is Fighting You Every FPGA engineer who has built a...
Architecting the Secure Edge: A Guide to Learning High-Reliability FPGA SoC Development with PolarFire and PolarBerry
1. Introduction: The High-Stakes Shift to Secure Edge Computing For decades, embedded systems engineering treated security as a software-layer afterthought, a firmware patch, a TLS stack, a password policy bolted onto hardware that was never designed to resist a...
Overcoming Host Jitter Using Mini PCIe PolarFire FPGAs
Achieving Sub-Microsecond (Nanosecond-Class) Multi-Axis Motor Synchronization 1. Introduction: The Multi-Axis Synchronization Problem Multi-axis robotic cells, high-speed CNC gantries, and packaging assembly lines share a common structural dependency. Every...
Using the PolarBerry RPI Connector
Introduction Embedded systems are rapidly evolving beyond traditional centralized computing models. Today’s industrial, defense, communications, and AI applications increasingly require intelligent processing at the edge, where data is generated. These systems...
Versal Gen 2 and SDR Supplementary Part: Enabling Next-Generation Deterministic SDR Systems
SE2000 + FMC-ADC500CD The four-part “Versal Gen 2 and SDR” series is now complete. It covered architectural evolution, decoupling vector math operations, solving data starvation challenges, and the critical path from model to mission in Software Defined Radio (SDR)...
Versal™ Gen 2 and SDR Part 4: Model-to-Mission
Verifying and Deploying Next-Gen Waveforms The final stage of any advanced SDR or DSP system is bridging the gap from algorithmic models to reliable mission deployment, especially in aerospace and defense environments. The AMD Versal Gen 2 AI Edge SoC on the...
Versal™ Gen 2 and SDR Part 3: Solving Data Starvation
Enhanced NoC and the Distributed Memory Matrix In high-performance SDR and DSP systems, raw vector compute capability is necessary but insufficient. Sustained performance is overwhelmingly gated by memory bandwidth, on-chip data movement, and the ability to keep...
Versal™ Gen 2 and SDR Part 2: Decoupling Vector Math
Examining the Core Vector Engines The true power of the AMD Versal architecture for Software Defined Radio (SDR) and Digital Signal Processing (DSP) lies not solely in the programmable logic or the processing subsystem, but in the array of specialized vector...
Versal™ Gen 2 and SDR Part 1: Architectural Evolution
How Versal Gen 2 Elevates Edge SDR Performance In the demanding world of Software Defined Radio (SDR) for aerospace and defense applications, the transition from traditional FPGA-centric designs to heterogeneous adaptive SoCs has been transformative. The AMD Versal...